Call for Papers
About the Journal
Editorial Board
Publication Ethics
Instructions for Authors
Announcements
Current Issue
Back Issues
Search for Articles
Categories
Search for Articles
 

JCSE, vol. 12, no. 3, pp.91-105, 2018

DOI: http://dx.doi.org/10.5626/JCSE.2018.12.3.91

Cache-Aware SPM Allocation Algorithms for Performance and Energy Optimization on Hybrid SPM-Cache Architecture

Lan Wu and Wei Zhang
Department of Electrical and Computer Engineering, Virginia Commonwealth University, Richmond, VA, USA

Abstract: Recently, hybrid SPM-cache (HSC) architectures that combine caches and scratch-pad memories (SPMs) have been increasingly used in commercial processors and research prototypes. However, most SPM allocation algorithms do not make use of the cache in parallel, so they cannot harness the full potential of the HSC architecture. In this paper, we explore six SPM allocation algorithms, including four heuristic-based algorithms and two optimal algorithms based on model checking. Our experimental results show that the greedy stack distance based allocation for energy (GSDA-E) can also reduce the energy by as much or by nearly as much as the optimal results attained by the optimal stack distance based allocation for energy (OSDA-E), while also achieving performance close to those of the OSDA and GSDA.

Keyword: Scratch-Pad Memories (SPMs); Cache memories; Energy optimizations; Stack distance; Model checking

Full Paper:   450 Downloads, 1568 View

 
 
ⓒ Copyright 2010 KIISE – All Rights Reserved.    
Korean Institute of Information Scientists and Engineers (KIISE)   #401 Meorijae Bldg., 984-1 Bangbae 3-dong, Seo-cho-gu, Seoul 137-849, Korea
Phone: +82-2-588-9240    Fax: +82-2-521-1352    Homepage: http://jcse.kiise.org    Email: office@kiise.org