JCSE, vol. 9, no. 2, pp.51-72, 2015

DOI: http://dx.doi.org/10.5626/JCSE.2015.9.2.51

Scratchpad Memory Architectures and Allocation Algorithms for Hard Real-Time Multicore Processors

Yu Liu and Wei Zhang*
Department of Electrical and Computer Engineering, Virginia Commonwealth University, Richmond, VA, USA

Abstract: Time predictability is crucial in hard real-time and safety-critical systems. Cache memories, while useful for improving the average-case memory performance, are not time predictable, especially when they are shared in multicore processors. To achieve time predictability while minimizing the impact on performance, this paper explores several time-predictable scratch-pad memory (SPM) based architectures for multicore processors. To support these architectures, we propose the dynamic memory objects allocation based partition, the static allocation based partition, and the static allocation based priority L2 SPM strategy to retain the characteristic of time predictability while attempting to maximize the performance and energy efficiency. The SPM based multicore architectural design and the related allocation methods thus form a comprehensive solution to hard real-time multicore based computing. Our experimental results indicate the strengths and weaknesses of each proposed architecture and the allocation method, which offers interesting on-chip memory design options to enable multicore platforms for hard real-time systems.

Keyword: Scratch-pad memory (SPM); Hard real-time system; Worst-case execution time (WCET); Multicore processors

Full Paper:   441 Downloads, 2093 View