JCSE, vol. 6, no. 4, pp.257-266, December, 2012

DOI: http://dx.doi.org/10.5626/JCSE.2012.6.4.257

Design Methodologies for Reliable Clock Networks

Deokjin Joo, Minseok Kang, Taewhan Kim
Department of Electrical Engineering and Computer Science, Seoul National University, Seoul, Korea

Abstract: This paper overviews clock design problems related to the circuit reliability in deep submicron design technology. The topics include the clock polarity assignment problem for reducing peak power/ground noise, clock mesh network design problem for tolerating clock delay variation, electromagnetic interference aware clock optimization problem, adjustable delay buffer allocation and assignment problem to support multiple voltage mode designs, and the state encoding problem for reducing peak current in sequential elements. The last topic belongs to finite state machine (FSM) design and is not directly related to the clock design, but it can be viewed that reducing noise at the sequential elements driven by clock signal is contained in the spectrum of reliable circuit design from the clock source down to sequential elements.

Keyword: Clock design; System reliability; System-on-chip; Embedded systems

Full Paper:   219 Downloads, 2538 View